for i = 1, ...N 0 and j = 1, ..., N 0 . Let Re(λ 1 ) ≥ ... ≥ Re(λ r−1 ) > 0 > Re(λ r ) ≥ ... ≥ Re(λ N0 ) be the the saddle point A is dissipative, which implies that there is a contraction of a deviation after the system state passing the neighborhood of the point A . Here we are at the point to prove that the neurons I k with coordinates A k for 1 ≤ k < k are dissipative while A k is a stable equilibrium point of the dynamic system in Eq. (2) .
The encoding process is to design the σ i and w ij for 1 ≤ i, j ≤ N 0 . It can be checked that A k = [0, ..., σ I k , ..., 0] is a nontrivial fixed point of Eq. (2) and ∇ 2 E(x), which is given by
In the beginning, x = A k and obviously the neuron I k is the temporary winner. The eigenvalues of ∇ 2 E(x) at A k are given as follows:
The eigenvalues will be illustrated case by case based on the above equation.
Case 1, i ∈ J:
Case 2, i ∈ I, i = I k−1 , I k , I k+1 :
Case 3, i = I k−1 :
Case 4, i = I k+1 :
If I k = I 1 , as σ I1 = 1 and σ I2 = g, we have
, where S 1 and S 2 are defined in Eq. (4)- (5).
If I k > I 1 , because both w I k−1 I k and w I k+1 I k belongs to S 1 , Eq. (3)- (5) implies that
For the Fibonacci sequence, we have 2(
Then,
i.e.,
Combining the above four cases and Eq. (S5)-(S13), when either I k = I 1 or I k > I 1 with k = k 0 , I k is dissipative and I k+1 will be the next temporal winner since only the eigenvalue σ I k+1 − w I k+1 I k σ I k is positive and its eigenvector pointed to A k+1 = [0, ..., σ I k+1 , ..., 0]. Then, the states will go to the coordinates of the next neuron in the trace
until it reaches the last one. Note that, though the noise is small, it is necessary to avoid the dynamical system states stopping at a saddle point. For the last temporal winner neuron I k , all eigenvalues of
.., 0] are negative. This implies that A k is a stable equilibrium point of the dynamic system in Eq. (2).
Figures and explanations
Here eight figures are shown in this supplementary information. Figure S1 shows a typical memristor of sandwich structure, and Figure S2 shows the memristor-based synapses. Figure S3 shows the neuron model and Fibonacci sequence generator. Figure S4 and Figure S5 present the scalable neuromorphic architecture for HCSM and the corresponding programming scheme. Figure S6 and Figure Synaptic device fabrication and measurement. As shown in Figure S1 (a), the memristive synapse is stacked by a typical sandwich structure: TE (top electrode)/Iron Oxide/BE (bottom electrode). The BE, consisting 100 nm T iW and 45 nm P t, is deposited on a silicon substrate of 535 µm Si and 1000 nm SiO 2 . Then a 50 nm iron oxide layer is sputtered at room temperature and a 10 µm × 10 µm square is patterned under dry etching process. After a 45 nm SiO 2 is deposited, a 0.25 µm 2 nano hole is patterned under dry etching process and the assist of E-beam lithography. At last, the TE consisting 45 nm P t and 100 nm T iW , is pattered under lift-off process. All the measurements are finished on Figure S1 (c). Clearly, positive pulses incrementally potentiate the weight while negative pulses incrementally depress the weight. The phenomenon corresponds to the short/long-term potentiation (STP/LTP) and the short/long-term depression (STP/LTD) process of synaptic plasticity [5] . In Figure S1 (d), simulation results of SPICE model of the iron oxide memristor are provided, which show excellent resemblance with the measurement results in Figure S1 (c). It is worth noting that, as strong nonlinearity exists in the modulation process of synaptic weight, the weight will not significantly change if low voltage is applied, whereas it will abruptly start the gradual tuning process if the voltage amplitude of the applied pulse is higher than its threshold [6] . This is why efficient write and non-disturbing read make it possible to precisely modulate and measure the state of memristor-based neuromorphic networks during training.
(b) (a) Multiple-input-one-output structure, the 'multiple memristors & single amplifier' is able to calculate a multiplication and accumulation (MAC) operation, which is a basic operator for most neural networks.
The accumulation function of the amplifier results from the parallel structure of memristors, which is similar to the dendritic integration. Scaling this structure to a 'memristor crossbar & amplifier array', the vector-matrix multiplication (VMM) operation can be easily implemented. An example of neuron to realize the dynamics described in Eq. (6) in the main paper, which is comprised of two adders and one multiplier. It can be observed that the current neuronal activity is generated according to the previous activity and current dendritic inputs. Child Chunk Figure S11 : The resulting memory trace of HCSM when ϕ = 3.6 in SPICE simulation.
